

## National Institute of Electronics & Information Technology Gorakhpur – Extension Centre Lucknow

(Ministry of Electronics and Information Technology, Government of India) MMMUT Campus, Deoria Road, Gorakhpur-273010 https://www.nielit.gov.in/gorakhpur/index.php



## **Course Content**

VLSI Design using CADENCE Tool Duration: 20 Days (40 Hours)	
Module-1 (4 Weeks)	
Day-01	<ul> <li>Introduction to VLSI Design</li> <li>Historical Perspective.</li> <li>VLSI technology trends performance measures and Moore's law comparisons of technology trends.</li> <li>System approach to VLSI Design.</li> <li>Future Trends in CMOS VLSI Circuits and system design.</li> </ul>
Day-02	<ul> <li>VLSI Design Cycle</li> <li>ASIC Design Flow.</li> <li>System Specification, Fundamental Design, Logic Design.</li> <li>Circuit Design, Physical Design, Design Verification.</li> <li>Fabrication, Packaging, Testing and Debugging.</li> <li>Introduction to Cadence tool.</li> </ul>
Day-03	<ul> <li>Basics of Analog Circuits-1</li> <li>Design and Analysis of RC circuits.</li> <li>Timing issues in RC Circuits.</li> <li>Filter Implementation of RC Circuits.</li> </ul>
Day-04	Basics of Analog Circuits-2         • Operation Amplifiers Fundamentals.         • Design and Analysis of feedback amplifiers.         • Filter Implementation of Op-Amps.
Day-05	<ul> <li>Fabrication Process and Layout Design Rules-1</li> <li>Introduction to fabrication Process.</li> <li>General Aspects of CMOS Technology.</li> </ul>
Day-06	<ul> <li>Fabrication Process and Layout Design Rules-2</li> <li>CMOS Inverter Fabrication Process.</li> <li>Layout Design Rules.</li> </ul>
Day-07	<ul> <li>Analog CMOS Design-1</li> <li>Basic of MOS Device Physics.</li> <li>General Concepts on Level of Abstraction.</li> <li>General Concepts on Robust Analog Design.</li> </ul>



## National Institute of Electronics & Information Technology Gorakhpur – Extension Centre Lucknow

(Ministry of Electronics and Information Technology, Government of India) MMMUT Campus, Deoria Road, Gorakhpur-273010 https://www.nielit.gov.in/gorakhpur/index.php



Day-08	<ul> <li>Analog CMOS Design-2</li> <li>Way of designing fast CMOS Circuits.</li> <li>Design of Single Stage Amplifier.</li> <li>Analog Layout and Design Concepts.</li> </ul>
Day-09 & Day-10	<ul> <li>Analog CMOS Design-3</li> <li>Performance Analysis of an Amplifier.</li> <li>Transfer characteristics and Amplifier Gain.</li> <li>Effect of Amplifier BW limitations on Analog Signal Processing.</li> </ul>
Day-11 & Day-12	<ul> <li>Digital CMOS Design-1</li> <li>CMOS Inverter Basics.</li> <li>Inverter Transfer Characteristics.</li> <li>Inverter sizing.</li> </ul>
Day-13 & Day-14	<ul> <li>Digital CMOS Design-2</li> <li>Inverter Design.</li> <li>Transfer Function &amp; Frequency Response.</li> <li>Characterization for various inputs and timing analysis.</li> </ul>
Day-15 & Day-16 Day-17 to Day-19	<ul> <li>Combination Circuit Design-1         <ul> <li>Digital CMOS implementation of Full Adder Circuit</li> <li>Output Verification.</li> <li>Timing and Power Analysis.</li> </ul> </li> <li>Combination Circuit Design-2         <ul> <li>Digital CMOS implementation of 4-bit Multiplier Circuit.</li> <li>Output Verification.</li> <li>Timing and Power Analysis.</li> </ul> </li> </ul>
Day-20	<ul> <li>Concluding Session <ul> <li>Presentation &amp; Reports.</li> <li>Feedback &amp; Quiz.</li> </ul> </li> </ul>

## **Course Coordinator**

**Sh. Deepam Dubey (Scientist-C)** NIELIT Gorakhpur, Email: deepamdubey@nielit.gov.in Mobile Number: +91-8317093874